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ACTIVE PIXEL IMAGE SENSOR WITH A comparing said electrical signals from different CMOS 
WINNER-TAKE-ALL MODE OF OPERATION detectors to select a special CMOS detector, and a memory 
unit storing a signal value and address of the special pixel. 
This application claims the benefit of the U.S. Provi- The pixel-selecting circuit is located in the periphery of the 
sional Application No. 60/052,401, filed on Jul. 14, 1997, 5 sensor array to maintain a high fill factor in the sensor array. 
which is incorporated herein by reference. These and other aspects and advantages of the present 
ORIGIN OF THE INVENTION 
invention will become-more apparent in light of the follow- 
ing detailed description, the accompanying drawings, and 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 U.S.C. 202) in which 
the Contractor has elected to retain title. 
the 
10 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a diagram illustrating an exemplary architecture 
of an individual active pixel of an APS device. 
1s FIG. 2 is a plan view of an integrated circuit having a 
FIELD OF THE INVENTION 
The present invention relates to radiation sensing, and 
more particularly to semiconductor imaging devices based 
on CMOS pixel sensors. 
focal plane array of cells of the type illustrated in FIG.1. 
the active pixel of FIG. 1. 
FIG, 3 is a schematic diagram of one implementation of 
BACKGROUND FIG. 4 is a graph of the surface potential in the charge 
2o transfer section of the cell of FIG. 3. 
Various semiconductor detector arrays have been used to 
detect radiation energy in imaging applications. Charge 
coupled devices (“CCDs”) are one type of widely-used 
semiconductor detector arrays based on transfer of radiation- 
induced charge through a series of charge coupling stages. A 25 
very high charge transfer must be maintained in a 
CCD in order to maintain good signal fidelity. This neces- 
sitates a special formation process in manufacturing CCDs. 
This special formation process prevents CCDs from being 
easily integrated with on-chip integrated circuits such as 30 
complementary-metal-oxide-semiconductor (“CMOS”) 
integrated circuits. PREFERRED EMBODIMENTS 
Another type of semiconductor detector arrays is active 
pixel sensor (“APS”) devices. Each active pixel includes a 
light sensing element and one or more active transistors 35 integrated circuit of a CMOS 
within the pixel itself to generate and/or process electrical 
signals indicative of the amount of charge induced by 
radiation received by the light sensing element. A single 
eliminates the charge transfer over distances through mul- 40 on a silicon substrate, 
tiple stages inherent in CCDs. Each APS pixel can be formed 
FIG, 5 is a diagram illustrating one implementation of a 
FIG. 6 is a block diagram showing one embodiment of an 
FIG. 7 is a diagram showing an alternative winner-take-all 
FIG. 8 is a diagram showing one embodiment of the 
regular image readout mode of an US device, 
APS device with a winner-take-all circuit. 
circuit for the device shown in 
comparator used in the device shown in FIG. 7. 
DETAILED DESCRIPTION OF THE 
6. 
FIG. 1 is a simplified block diagram of one active pixel 
cell of a focal plane array of many such cells formed in an 
device. Each cell 10 
includes a photogate 12, a charge transfer section 14 adja- 
cent the photogate 12 and a readout circuit 16 adjacent the 
charge transfer section 14. 
stage Of charge coup1e is needed in devices. This FIG. 2 shows a focal plane array of many cells 10 formed 
FIG, is a simplified schematic diagram of a cell and 
APs devices’ which are incorporated 45 decoder elements 55,60. The photogate 12 having a rela- 
tively large photogate electrode 30 overlying a substrate. 
The charge transfer section 14 has a transfer gate electrode 
35 adjacent the photogate electrode 30, a floating diffusion 
40, a reset electrode 45 and a drain diffusion 50. The readout 
50 circuit 16 has a source follower field effect transistor (FET) 
55, a row select FET 60, a load FET 65 and a correlated 
double sampling circuit 70. 
The Present disclosure Provides a CMOS APs device The surface potential diagram of FIG. 4 shows the pho- 
capable of two independent modes of operation: a regular togate electrode 30 being held by a photogate signal PG at 
imager mode and a winner-take-all mode. In the regular ss a positive voltage to form a potential well 80 in the substrate 
imager mode, all signals from the active pixels are read out 20 in which photo-generated charge is accumulated during 
to form an image indicative of an input radiation scene. In an integration period, The transfer gate electrode 35 is 
the winner-take-all mode, the sensor provides information of initially held at a less positive voltage by a transfer gate 
the pixel that is “brightest” among all pixels in a frame, i.e., signal TX to form a potential barrier 85 adjacent the poten- 
the Pixel that Produces the highest amount of charge. This 60 tial well 80. The floating diffusion 40 is connected to the gate 
can be accomplished additional circuitry located in the of the Source follower FET 55 whose drain is connected to 
periphery of a radiation-sensing array to maintain a desired a drain supply voltage VDD. The reset electrode 45 is 
fill factor. initially held by a reset signal RST at a voltage correspond- 
One embodiment of the present invention includes a ing to the voltage on the transfer gate 30 to form a potential 
CMOS sensor array and a pixel-selecting circuit comprises 65 barrier 90 thereunder. The drain supply voltage VDD con- 
a signal-receiving circuit connected to receive electrical nected to the drain diffusion 50 creates a constant potential 
signals from the sensor array, a signal-processing circuit well 95 underneath the drain diffusion 50. 
by 
et al. and u.s. Pat. No. 5,576,763 to Ackland et al. 
process. u.s. Pat. No. 5,471,515 to Fossum its associated processing circuitry, Each pixel 300 includes 
a photogate area and its associated circuitry (30-50) and row 
Of 
herein by reference. 
imaging device can be configured to 
include a CMOS circuit in each active pixel for various 
On-chiP operations and controls, e& random access and 
on-chip signal processing. 
A 
SUMMARY 
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During the integration period, electrons accumulate in the during each integration period to be obtained at the end of 
potential well 80 in proportion to photon flux incident on the each integration period from the difference between the 
substrate 20 beneath the photogate electrode 30. At the end voltages at the output nodes VOUTS and VOUTR of the 
of the integration period, the surface potential beneath the readout circuit 70, This minimizes the effects of kTC noise 
floating diffusion 40 is quickly reset to a potential level 100 5 because the difference between VOUTS and VOUTR is 
slightly above the potential well 95. This is accomplished by independent of any variation in the reset voltage on the 
positive voltage to temporarily remove the potential barrier produced by threshold variations in transistor 55, also 
90 and provide a downward potential staircase from the suppresses l if  noise produced by transistors 55,60 and 65. 
potential well 95, as indicated in the drawing of FIG. 4. After an rows and the reset gate 45 is returned to its initial potential (restoring columns of active pixels, Acolumn-parallel signal chain 520 the potential barrier 90), the readout circuit 70 briefly such as a sampling capacitor bank with storage cells is samples the potential of the floating diffusion 40, and then formed relative to the array 5oo for readout, the cell 10 is ready to transfer the photo-generated charge 15 
from beneath the photogate electrode 30. For this purpose, for 
the photogate signal PG decreases to a less positive voltage readout at One time. The from the pixels in the 
the reset signal RST temporarily increasing to a higher floating diffusion 40. It also suppresses fixed pattern noise 
transfer gate potentia’ barrier 85 to the drain diffusion 10 FIG, 5 illustrates one implementation of image readout of 
device 5oo having an array 510 of 
In a regu1ar image readout One ‘Ow is 
to form a potential barrier 105 beneath the photogate elec- 
tr& 30 and thereby provide a downward staircase surface 
potential from the photogate electrode 30 to the potential 
transfers the charge from beneath the photogate electrode 30 
row are copied Onto the corresponding 
chain 520. This 
process resets the pixels in the row and 
for 
storage Of the column-parallel 
well beneath the floating diffusion 40, This operation 2o begins a new integration. The M storage cells in the column- 
to the floating diffusion 40, changing the potential of the readout. The above readout process is then repeated for the 
floating diffusion 4o from the level at which it was remaining rows until the entire frame is read out. 
previously reset to a new level 107 indicative of the amount 25 
of charge accumulated during the integration period. This Other readout methods and configurations. For 
new potential of the floating diffusion 40 is sensed at the example, one or more additional column-parallel signal 
source of the source follower FET 55. However, before the chains similar to 520 may be added to achieve two or more 
readout circuit 70 samples the source of the source follower different integration times Of each 
FET 55, the photogate signal PG returns to its initial (more dynamic range Or to improve other Performance Parameters 
positive) voltage. The entire process is repeated for the next 30 Of the APs device. 
integration period. Certain imaging applications also need information of the 
The readout circuit 70 has a signal sample and hold (SIH) brightest Pixel in a captured frame, such as the correspond- 
circuit including an S/H FET200 and a signal store capacitor ing signal strength and the Pixel ~ocation in the array. 
205 connected through the SIH FET 200 and through the 35 Additional circuitry is needed to perform this “Winner-Take- 
row select FET 60 to the source of the source follower FET All’’ mode of operation. Preferably, this operation does not 
55, The other side of the capacitor 205 is connected to a interfere with the regular imager mode of operation and 
bias voltage vss, The one side of the capacitor 205 “finds” the brightest pixel without reading out an entire 
is also connected to the gate of an output FET210. The drain frame of Pixels. 
of the output FET is a connected through a column select 40 FIG. 6 is a block diagram showing one embodiment 600 
FET 220 to a signal sample output node VOUTS and of an APS device with a winner-take-all circuit. The APS 
through a load FET 215 to the drain voltage VDD. A signal device 600 includes a sensor array 610 having rows and 
called “signal sample and hold” (SHS) briefly turns on the columns of active pixels, a column decoder 612a for select- 
S/H FET 200 after the charge accumulated beneath the ing columns, a row decoder 612b for selecting rows, a 
photogate electrode 30 has been transferred to the floating 45 column-parallel signal output chain 620 for image readout, 
diffusion 40, so that the capacitor 205 stores the source and a winner-take-all circuit 630 for searching and selecting 
voltage of the source follower FET 55 indicating the amount the brightest pixel in a frame of interest. The winner-take-all 
of charge previously accumulated beneath the photogate circuit 630 is preferably located outside the sensor array 610 
electrode 30. so that no additional circuitry is added to each pixel. This 
The readout circuit 70 also has a reset sample and hold so achieves a high fill factor in the sensor array 610 and a high 
(SIH) circuit including an SIH FET 225 and a signal store imaging resolution. 
capacitor 230 connected through the S/H FET 225 and The sensor array 610 is read out by the column-parallel 
through the row select FET 60 to the source of the source signal chain 620 row by row in the regular imager mode as 
follower FET 55. The other side of the capacitor 230 is illustrated in FIG. 5 .  The winner-take-all circuit 630 finds 
connected to the source bias voltage VSS. The one side of 5s the brightest pixel for a selected row that is being read out. 
the capacitor 230 is also connected to the gate of an output The winner value 631 is coupled to comparator 634, which 
FET 240. The drain of the output FET 240 is connected compares the winner 631 to the previous winner stored in 
through a column select FET 245 to a reset sample output buffer 638. Anew winner, if any is stored at 676a so that the 
node VOUTR and through a load FET 235 to the drain circuit 630 continues to update the information on the 
voltage VDD. Asignal called “reset sample and hold” (SHR) 60 brightest pixel for all the rows that have been read out. 
briefly turns on the S/H FET 225 immediately after the reset Hence, when a frame is read out, a winner pixel for the entire 
signal RST has caused the resetting of the potential of the frame is found and stored in the circuit 630 for further 
floating diffusion 40, so that the capacitor 230 stores the processing. 
voltage to which the floating diffusion has been reset. The regular image readout can continue without any 
The readout circuit provides a special form of correlated 65 interference. The memory units 636a, 636b store the pixel 
double sampling of the potential of the floating diffusion, value and address of the latest winner pixel, respectively. 
allowing the charge integrated beneath the photogate 12 The signal comparator 634 has two input terminals 634a and 
parallel chain 520 are then scanned 
The above image readout be 
for 
US 6,515,702 B1 
5 6 
634b. The first input terminal 634a is connected to the inhibits itself as described above by resetting its voltage 
column-parallel signal chain 632 to read out the pixel values using inhibitive circuit 714. Then, the next winner can be 
of a copied row one at a time in a sequence (e.g., from one found using the same circuitry with the first winner inhib- 
end to another ofthe cells in 630). The second terminal 634b ited. The new winner can inhibit itself for finding the next 
is connected to the memory unit 638 which stores the signal s one and SO forth. 
value of the previously-picked winner pixel, The initial Although the present invention has been described in 
value for the memory unit 638 for a new captured frame can detail with reference to the preferred embodiments, various 
be the signal of the first pixel that is read out by the input modifications and enhancements be made. For 
terminal 634b or any pixel in that frame. example, the sensor array may be formed in various con- 
figurations other than the exemplary CMOS photogate U S ,  Any kind of winner-take-all circuit can be used as device 10 including, CMOS photodiode Us, a pinned photodiode 
630. One device is described in U.S. Pat. No. 5,146,106. A CMOS U s ,  a passive pixel photodiode sensor, a charge 
preferred device is described in Lazzaso, et al., “Winner- modulation device active pixel sensor, bipolar transistor- 
Networks Of o(N) comP1exitY”, Advances in Neu- based pixels and other CMOS sensors. Instead of selecting 
ral Information Processing System, 1: 705-711, Sari Mateo, the brightest pixel, the darkest pixel can also be selected 
Calif. 1989. While this system has limited accuracy, it is fast 1s with a reversed logic using essentially the Same circuitry, 
and compact. These and other variations and modifications are intended to 
Another option is shown in FIG. 7. A column-parallel be encompassed by the appended claims. 
circuit chain 710 is implemented to have multiple column- 
parallel units each having a comparator unit 712 and an 
inhibition logic 714. The comparator unit 712 receives a 2o 
common ramp signal at a first input terminal 712a from a 
ramp generator 720 and a pixel signal from a corresponding 
pixel in a selected row from the column-parallel signal chain 
620 in FIG. 6. The ramp signal and each column value are 
compared. The ramp signal is a up-going ramp that covers 2s 
the signal output range of the active pixels. The inhibition 
logic units 714 are configured in such a way that the column 
having the highest column value within the ramp signal 
range is selected as the winner for that selected row. This 
generates an Enable Win Col signal while other columns are 30 
inhibited. Each of the inhibition logic unit 714 may be 
formed by a large OR gate. The pixel value and address of 
the selected pixel are then output to the Comparator 634 to 
compare with the winner from another row as described 
previously. Hence, all the pixels in a selected row are 3s 
processed simultaneously to select the winner of the row. 
The row winner-take-all circuit 700, however, may cause 
an error if two or more pixels in a selected row have close 
This issue can be addressed by using logic circuit as shown 
in FIG. 8 to select only one of the pixels with the same 
signal, e.g., the pixel that is first detected by the row 
winner-take-all circuit. This can be achieved by using a 
the comparator 712 in FIG. 7. The comparator 713 produced 
a state change when the input valve 712b reaches the ramp 
level. The output 713a is ANDed by AND gate 730 with the 
inverted signal indicated other winners on line 713b. Only if 
the ramp signal is tripped, and there are no other winners, is so 
that valve taken as the winner. To get a list of winners, a 
synchronizing clock may be needed. 
The above winner-take-all operations need to find a 
winner pixel for each row. Such operation can cause some 
delay. The processing speed can be improved by comparing ss pixel is an active pixel sensor. 
each column to a “column winner” for every new row that 
is selected for readout. The “column winner” value and the 
corresponding row address are saved as shown in register 
636b. After all rows are read out, column winners are then 
compared by using the above winner-take-all circuits to 6o 
select the winning column and the corresponding row once 
per frame. 
The above technique may be used to add additional 
circuitry to select the second winner and others as desired in 
a similar way for output. 
Another alternative uses the circuit in FIGS. 6-8 to obtain 
row values in descending order of intensity. Each winner 
What is claimed is: 
1. A CMOS radiation-sensing device, comprising: 
a substrate formed of a semiconductor material; 
a detector array formed in said substrate and configured to 
have CMOS detector pixels to detect radiation by 
producing electrical signals indicating said radiation; 
a readout circuit having a plurality of storage cells formed 
in said substrate displaced from said detector array and 
connected to respectively receive said electrical signals 
from a group of pixels in said detector array in parallel 
to produce an output indicative of said radiation; and 
a pixel-selecting circuit formed in said substrate and 
configured to select a special pixel from said detector 
array which has a maximum pixel signal amplitude in 
a frame captured by said detector array, 
wherein said pixel-selecting circuit comprises an array of 
signal-processing circuits respectively connected to 
receive said electrical signals from said readout circuit 
in parallel, a ramp generator to produce a global ramp 
signal to said array of signal-processing circuits, an 
inhibitor circuit to permit a signal-processing circuit 
inhibits other signal-processing circuits, a memory unit 
storing said largest signal value and an address of a 
corresponding pixel which produces said largest signal, 
and a comparator circuit to compare an existing signal 
other groups of pixels in said detector array to select 
said special pixel. 
2. The device as in claim 1, wherein said inhibitor circuit 
includes an OR logic gate, 
3, The device as in claim 1, wherein said signal- 
processing circuit includes a daisy chain circuit to select one 
of at least two pixels in a selected group that have substan- 
tially the same signal amplitudes. 
4. The device as in claim 3, wherein each CMOS detector 
5 .  The device as in claim 4, wherein each CMOS detector 
6. The device as in claim 4, wherein each CMOS detector 
7. The device as in claim 4, wherein each CMOS detector 
8. A CMOS radiation-sensing device, comprising: 
a substrate formed of a semiconductor material; 
a detector array formed of active sensing pixels in rows 
and columns on said substrate; 
a readout circuit having a plurality of storage cells formed 
in said substrate displaced from said detector array and 
to the same pixel value as both could latch simultaneously. 4o with a largest signal to output said largest signal and to 
comparator circuit 800 with a “Daisy chain” to function as 4s in said memory unit with largest signals selected from 
pixel includes a photogate. 
pixel includes a photodiode. 
pixel includes a bipolar transistor. 
65 
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connected to receive pixel signals from columns of 
active sensing pixels in said detector array in parallel; 
an array of signal-processing circuits respectively con- 
nected to said storage cells of said readout circuit in 
parallel to receive said pixel signals from said readout 5 
circuit; 
a ramp generator on said substrate to produce a global 
ramp signal to said array of signal-processing circuits; 
an inhibitor circuit coupled to said signal-processing 
circuits to permit a signal-processing circuit with a 
largest signal in a row of pixels to output said largest 
signal and to inhibits other signal-processing circuits in 
said row; and 
a comparator circuit to compare largest signals of different 1~ 
rows to select a pixel with a largest pixel signal in a 
frame captured by said detector array. 
8 
9. A method, comprising: 
selecting a row of pixels from a sensor array of pixels in 
rows and columns on a substrate; 
outputting pixel signals from the selected row of pixels to 
a bank of storage calls in parallel, respectively; 
comparing the pixel signals in the storage cells from the 
selected row in response to a ramp signal common to all 
pixels in the selected row; 
selecting a pixel in the selected row with a largest pixel 
signal to output while prohibiting other pixels in the 
selected row from being output; and 
comparing largest signals of different rows in a frame 
captured by the sensor array to determine a pixel with 
a largest pixel signal in the frame. 
* * * * *  
